Abstract

A circuit and method for generating an Error Correcting Code (ECC) based on

5   an adjacent symbol codeword that is formed in two clock phases.